

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
10 April 2003 (10.04.2003)


PCT

(10) International Publication Number
WO 03/030219 A2

- (51) International Patent Classification⁷: H01L (74) Agents: HAVERSTOCK, Thomas, B. et al.; Haverstock & Owens LLP, 162 North Wolfe Road, Sunnyvale, CA 94086 (US).
- (21) International Application Number: PCT/US02/31710
- (22) International Filing Date: 3 October 2002 (03.10.2002)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
09/970,309 3 October 2001 (03.10.2001) US
- (71) Applicant: SUPERCritical SYSTEMS INC.
[US/US]; 2120 W. Guadalupe Road, Gilbert, AZ 85223 (US).
- (72) Inventors: BIBERGER, Maximilian, A.; 737-6 Loma Verde Avenue, Palo Alto, CA 94303 (US). LAYMAN, Frederick, P.; 433 Miwok Court, Fremont, CA 94539 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

[Continued on next page]

(54) Title: HIGH PRESSURE PROCESSING CHAMBER FOR MULTIPLE SEMICONDUCTOR SUBSTRATES



(57) Abstract: A high pressure processing chamber for processing multiple semiconductor substrates comprises a chamber housing, a cassette, and a chamber closure. The cassette is removably coupled to the chamber housing. The cassette is configured to accommodate at least two semiconductor substrates. The chamber closure is coupled to the chamber housing. The chamber closure is configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates.



WO 03/030219 A2

HIGH PRESSURE PROCESSING CHAMBER FOR MULTIPLE SEMICONDUCTOR SUBSTRATES

FIELD OF THE INVENTION

This invention relates to the field of high pressure processing chambers for semiconductor substrates. More particularly, this invention relates to the field of high pressure processing chambers for semiconductor substrates where a high pressure processing chamber provides processing capability for simultaneous processing of multiple semiconductor substrates.

BACKGROUND OF THE INVENTION

Recently, interest has developed in supercritical processing for semiconductor substrates for such processes as photoresist removal, rinse agent drying, and photoresist development. The supercritical processing is a high pressure processing where pressure and temperature are at or above a critical pressure and a critical temperature. Above the critical temperature and the critical pressure, there is no liquid or gas phase. Instead, there is a supercritical phase.

A typical semiconductor substrate is a semiconductor wafer. The semiconductor wafer has a thin cross-section and a large diameter. Currently, semiconductor wafers have diameters up to 300 mm. Because of a capital outlay for both semiconductor development and for semiconductor processing equipment, semiconductor processing must be efficient, reliable, and economical.

Thus, a supercritical processing system intended for semiconductor processing of multiple semiconductor substrates must have a high pressure processing chamber which is efficient, reliable, and economical.

What is needed is a high pressure processing chamber for processing multiple semiconductor substrates which is efficient, reliable, and economical.

SUMMARY OF THE INVENTION

The present invention is a high pressure processing chamber for processing multiple semiconductor substrates. The high pressure processing chamber comprises a chamber housing, a cassette, and a chamber closure. The cassette is removably coupled to the chamber housing. The cassette is configured to accommodate at least two semiconductor substrates. The chamber closure is coupled to the chamber housing. The chamber closure is configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates the preferred high pressure processing chamber and a lifting mechanism of the present invention.

Alternatively, the preferred cassette 22 comprises a corrosion resistant metal. Further alternatively, the preferred cassette 22 comprises a corrosion resistant polymer material.

The lid lifting mechanism 14 couples to the chamber lid 18. The locking ring 20 couples to the chamber housing 16. When the preferred high pressure processing chamber 12 is closed, the locking ring 20 couples the chamber housing 16 to the chamber lid 18 to form a processing enclosure 24. The preferred cassette 22 couples to an interior of the chamber housing 16.

In use, the locking ring 20 locks the chamber lid 18 to the chamber housing 16. The locking ring 20 also maintains a sealing force between the chamber lid 18 and the chamber housing 16 to preclude high pressure fluid within the processing enclosure 24 from leaking past the first o-ring seal 26. When the locking ring 20 is disengaged from the chamber lid 18, the lid lifting mechanism 14 raises the lid 18 and swings the lid 18 away from the chamber housing 16.

The locking ring 20 of the present invention is further illustrated in FIGS. 2A and 2B. The locking ring 20 comprises a broken thread and a lip 21. The broken thread comprises mating surfaces 23, which mate to corresponding features on the chamber housing 16 (FIG. 1).

The high pressure processing chamber 10 is further illustrated in FIG. 3. In operation, the preferred cassette 22 preferably holds semiconductor wafers 28. A robot (not shown) preferably loads the preferred cassette 22 into the chamber housing 16 and retracts. The lid lifting mechanism 14 (FIG. 1) then lowers the chamber lid 18 onto the chamber housing 16. Following this, the locking ring 20 locks and seals the chamber lid 18 to the chamber housing 16. Subsequently, the semiconductor wafers are preferably processed in the supercritical environment. Next, the lid lifting mechanism 14 raises the chamber lid 18. Finally, the robot removes the preferred cassette 22 from the chamber housing 16.

The preferred cassette 22 of the present invention is further illustrated in FIG. 4. The preferred cassette 22 comprises a cassette frame 30 and a retaining bar 32. The cassette frame 30 comprises wafer holding slots 34, and lifting features 36. Preferably, the retaining bar 32 is coupled to the cassette frame 30 via a hinge 38. Preferably, in use, the semiconductor wafers 28 (one shown with dashed lines) are loaded into the preferred cassette 22. More preferably, the semiconductor wafers are loaded into the preferred cassette 22 by a transfer of the semiconductor wafers 28 from a FOUP (front opening unified pod) to preferred cassette 22. Once the semiconductor wafers 28 are loaded into the preferred cassette 22, the retaining bar 32 is preferably snapped into a retaining slot 40 in the cassette frame 30.

An automated processing arrangement of the present invention is illustrated in FIGS. 5A and 5B. The automated processing arrangement 41 comprises the chamber housing 16, the robot 42, and first and second cassettes, 44 and 46. The robot 42 comprises a robot base 48, a vertical motion unit 49, a robot arm 50, and a forked cassette interface 52. The robot base 48 provides a rotation movement A for the robot arm 50. The vertical motion unit 49

via exhaust gas piping 240. The liquid/solid waste collection vessel 217 is coupled to the separating vessel 214.

The separating vessel 214 is preferably coupled to the liquefying/purifying arrangement 219 via return gas piping 241. The liquefying/purifying arrangement 219 is preferably coupled to the carbon dioxide supply vessel 216 via liquid carbon dioxide piping 243. Alternatively, an off-site location houses the liquefying/purifying arrangement 219, which receives exhaust gas in gas collection vessels and returns liquid carbon dioxide in liquid carbon dioxide vessels.

The pressure chamber heater 204 heats the high pressure processing chamber 12. Preferably, the pressure chamber heater 204 is a heating blanket. Alternatively, the pressure chamber heater is some other type of heater.

Preferably, first and second filters, 221 and 223, are coupled to the circulation loop 208. Preferably, the first filter 221 comprises a fine filter. More preferably, the first filter 221 comprises the fine filter configured to filter 0.05 μm and larger particles. Preferably, the second filter 223 comprises a coarse filter. More preferably, the second filter 223 comprises the coarse filter configured to filter 2-3 μm and larger particles. Preferably, a third filter 225 couples the carbon dioxide supply vessel 216 to the carbon dioxide pump 218. Preferably, the third filter 225 comprises the fine filter. More preferably, the third filter 225 comprises the fine filter configured to filter the 0.05 μm and larger particles.

It will be readily apparent to one skilled in the art that the supercritical processing system 200 includes valving, control electronics, and utility hookups which are typical of supercritical fluid processing systems.

A first alternative high pressure processing chamber of the present invention is illustrated in FIG. 8. The first alternative high pressure processing chamber 12A comprises an alternative chamber housing 16A, an alternative chamber lid 18A, and bolts 66. In the first alternative high pressure chamber, the bolts 66 replace the locking ring 20 (FIG. 3) of the preferred high pressure processing chamber 12.

A second alternative high pressure processing chamber of the present invention comprises the preferred high pressure processing chamber 12 oriented so that an axis of the preferred high pressure processing chamber 12 is horizontal. Thus, in the second alternative high pressure processing chamber, the chamber lid 18 becomes a chamber door.

A first alternative cassette of the present invention is illustrated in FIG. 9. The first alternative cassette 80 comprises an alternative cassette frame 82 and an alternative retaining bar 84. In the first alternative cassette, the alternative retaining bar 84 couples to the alternative cassette frame 82 at first and second holes, 86 and 88. Preferably, the alternative retaining bar 84 comprises a threaded region 90 which threads into the second hole 88.

A second alternative cassette of the present invention is illustrated in FIG. 10. The second alternative cassette 100 comprises a wafer holding section 102 and a wafer retaining section 104. The wafer holding section 102 holds the wafers. The wafer retaining section 104 includes a half hinge 106 and a protrusion 108. The wafer holding section 102

7
CLAIMS

I claim:

1. A high pressure processing chamber for processing multiple semiconductor substrates comprising:
 - a. a chamber housing;
 - b. a first cassette removably coupled to the chamber housing and configured to accommodate at least two semiconductor substrates; and
 - c. a chamber closure coupled to the chamber housing and configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates.
2. The high pressure processing chamber of claim 1 wherein the enclosure formed by the chamber housing and the door provides a supercritical processing environment.
3. The high pressure processing chamber of claim 1 wherein the enclosure formed by the chamber housing and the door provides a high pressure processing environment below supercritical conditions.
4. The high pressure processing chamber of claim 1 wherein at least one of the semiconductor substrates comprises a semiconductor wafer and further wherein the chamber housing and the first cassette are configured to accommodate the semiconductor wafer.
5. The high pressure processing chamber of claim 1 wherein at least one of the semiconductor substrates comprises a semiconductor puck and further wherein the chamber housing and the first cassette are configured to accommodate the semiconductor puck.
6. The high pressure processing chamber of claim 1 wherein at least one of the semiconductor substrates comprises a tray for holding multiple semiconductor devices and further wherein the chamber housing and the first cassette are configured to accommodate the tray.
7. The high pressure processing chamber of claim 1 wherein the first cassette is replaceable with a second cassette.

19. A high pressure processing chamber for processing multiple semiconductor substrates comprising:
- a. a chamber housing;
 - b. a first cassette removably coupled to the chamber housing and configured to accommodate at least two semiconductor substrates;
 - c. a chamber closure coupled to the chamber housing and configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates; and
 - d. an injection nozzle arrangement and a fluid outlet arrangement coupled to an interior of the chamber housing such that in operation the injection nozzle arrangement and the fluid outlet arrangement provide a process fluid flow in a vicinity of the semiconductor substrates.
20. A high pressure processing chamber for processing multiple semiconductor substrates comprising:
- a. a chamber housing;
 - b. a first cassette removably coupled to the chamber housing and configured to accommodate at least two semiconductor substrates;
 - c. a chamber closure coupled to the chamber housing and configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates; and
 - d. a robot coupled to the chamber housing, configured to load the first cassette into the chamber housing prior to the high pressure processing, and configured to unload the first cassette subsequent to the high pressure processing.
21. A high pressure processing chamber for processing multiple semiconductor substrates comprising:
- a. a chamber housing;
 - b. a first cassette removably coupled to the chamber housing and configured to accommodate at least two semiconductor substrates;
 - c. a chamber closure coupled to the chamber housing and configured such that in operation the chamber closure seals with the chamber housing to provide an enclosure for high pressure processing of the semiconductor substrates;

1/11




FIG. 1




FIG. 2A




FIG. 2B




FIG. 3

4/11




FIG. 4




FIG. 5A




FIG. 5B

7/11





FIG. 6A



8/11




FIG. 7

9/11




FIG. 8

10/11




FIG. 9

11/11




FIG. 10